Extraction of the residual carrier concentration, , contact resistance, , and FET carrier mobility,
The total device resistance, R Total , is given by Equation (1). The values of , , and
were extracted from the fitting the model.
( 1) where R C is the contact resistance. Figure S1 shows the X-ray diffraction patterns of the Pd/Si and Pd/graphene/Si stacks without and with the thermal budget. The reuslts show that the Pd easily reacted with the Si surface, forming Pd silicides even before the annealing process. Furthermore, the Pd was fully consumed to form Pd silicides after the annealing process, which was expected.
GoSFET's lower contact resistance compared to GoIFET
However, surprisingly, the Pd silicide peaked in the Pd/graphene/Si stack before annealing, and the reaction was progressive after the annealing process. The residual charges in the graphene vary depending on different substrates, which can be assessed by Raman spectroscopy. The both position and full-width-at-half-maximum (FWHM) of G peak represent the carrier density in the graphene. S1 Figure S2 shows Raman spectroscope of the transferred graphene on SiO 2 /Si and Si substrates. The G peak of graphene occurs at higher position on SiO 2 /Si substrate than Si substrate, and the FWHM of the G peak become narrower on SiO 2 /Si substrate than Si substrate. S1 The experimental results indicated that there are more residual charges on graphene/SiO 2 than graphene/Si interfaces.
